
19. Translation Lookaside Buffers

Operating System: Three Easy Pieces

- **D** Part of the chip's memory-management unit(MMU).
- **A** hardware cache of **popular** virtual-to-physical address translation.



TLB Basic Algorithms

```
1: VPN = (VirtualAddress & VPN_MASK ) >> SHIFT
2: (Success , TlbEntry) = TLB_Lookup(VPN)
3: if(Success == True ) { // TLB Hit
4: if(CanAccess(TlbEntry.ProtectBit) == True ) {
5: offset = VirtualAddress & OFFSET_MASK
6: PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
7: AccessMemory( PhysAddr )
8: }else RaiseException(PROTECTION ERROR)
```

- (1 lines) extract the virtual page number (VPN).
- (2 lines) check if the TLB holds the translation for this VPN.
- (5-8 lines) extract the page frame number from the relevant TLB entry, and form the desired physical address and access memory.


TLB Basic Algorithms (Cont.)


11: }else{ //TLB Miss

```
12:
           PTEAddr = PTBR + (VPN * sizeof(PTE))
13:
           PTE = AccessMemory(PTEAddr)
14:
            if (PTE.Valid == False) {
15:
                  RaiseException (SEGMENTATION FAULT)
            }else if (CanAccess(PTE.ProtectBits) == False) {
16:
17:
                  RaiseException (PROTECTION FAULT)
18:
           }else{
19:
               TLB Insert( VPN , PTE.PFN , PTE.ProtectBits)
20:
               RetryInstruction() }
21:
       }
22:}
```

- (11-13 lines) Accesses the page table to find the translation.
- (13-17 lines) Check if PTE is ok
- (19 lines) updates the TLB with the translation.

■ How a TLB can improve its performance.






The TLB improves performance due to spatial locality

3 misses and 7 hits. Thus, TLB hit rate is 70%.

Locality

- Temporal Locality
 - An instruction or data item that has been recently accessed will likely be ٠ re-accessed soon in the future. 1st "sum" access is page1.



сл

σ

Virtual Memory

 $\overline{}$

ω

•••

 \neg

Spatial Locality

If a program accesses memory at address \mathbf{x} , it will likely soon access ٠ memory near x.

1st "array" access is page1. Nnd "array" access is near by page1. Page Page Page Page Page Pag ē ω ω

Virtual Memory

- **D** Hardware handle the TLB miss entirely on CISC.
 - The hardware has to know exactly where the page tables are located in memory.
 - The hardware would "walk" the page table (TLB walker), find the correct page-table entry and extract the desired translation, update and retry instruction. This is the previous algorithm.
 - <u>hardware-managed TLB.</u>

Who Handles The TLB Miss? (Cont.)

- **RISC** have what is known as a **software-managed TLB**.
 - On a TLB miss, the hardware raises exception(trap handler).
 - <u>Trap handler is code</u> within the OS that is written with the express purpose of handling TLB miss.

TLB Control Flow algorithm(OS Handled)

1:	VPN = (VirtualAddress & VPN MASK) >> SHIFT
2:	
3:	if (Success == True) { // TLB Hit
4:	<pre>if (CanAccess(TlbEntry.ProtectBits) == True) {</pre>
5:	Offset = VirtualAddress & OFFSET_MASK
6 :	PhysAddr = (TlbEntry.PFN << SHIFT) Offset
7:	<pre>Register = AccessMemory(PhysAddr) }</pre>
8:	else{
9:	RaiseException(PROTECTION_FAULT)}}
10:	else {// TLB Miss
11:	RaiseException(TLB_MISS) }


TLB entry

- **TLB** is managed by **Full Associative** method.
 - A typical TLB might have 32 to 128 entries.
 - Hardware search the entire TLB in parallel to find the desired translation (i.e., a cache without index bit, i.e., tag=VPN)
 - other bits: valid bits , protection bits, address-space identifier, dirty bit


VPN	PFN	other bits
-----	-----	------------

Typical TLB entry look like this


TLB Issue: Context Switching



TLB Issue: Context Switching



TLB Issue: Context Switching




D Provide an address space identifier(ASID) field in the TLB.



Process B

Page 0
Page 1
Page 2
Page n

Virtual Memory






TLB Table


VPN	PFN	valid	prot	ASID
10	100	1	rwx	1
-	-	_	-	-
10	170	1	rwx	2
-	_	_	_	-

- **•** Two processes share a page.
 - Process 1 is sharing physical page 101 with Process2.
 - P1 maps this page into the 10th page of its address space.
 - P2 maps this page to the 50th page of its address space.

VPN	PFN	valid	prot	ASID
10	101	1	rwx	1
-	-	-	-	-
50	101	1	rwx	2
-	-	-	-	-



- LRU(Least Recently Used)
 - Evict an entry that has not recently been used.
 - Take advantage of *locality* in the memory-reference stream.




All 64 bits of this TLB entry(example of MIPS R4000)

0	1	2	3	4	5	6	7	8	9	10	11	•	••				19	•••							3	31
									VPI	N							G					ASI	D			
													PFN	 							С		D	v		

Flag	Content
19-bit VPN	The rest reserved for the kernel.
24-bit PFN	Systems can support with up to 64GB of main memory($2^{24} * 4KB$ pages).
Global bit(G)	Used for pages that are globally-shared among processes (ignore ASID).
ASID	OS can use to distinguish between address spaces.
Coherence bit(C)	determine how a page is cached by the hardware.
Dirty bit(D)	marking when the page has been written.
Valid bit(V)	tells the hardware if there is a valid translation present in the entry.


ISA provides the mechanisms to control the TLB content: TLBP (probe), TLBR(read), TLBWI (replace index), TLBWRI (replace random)

How Serious the TLB can be?





- Applications with very large memory footprint might be heavily impacted by TLB size (i.e., the locality of the code/data is too large exceeding **TLB-coverage**)
 - Data/Instruction Separate TLBs
 - Multiple level TLB
 - Mega pages
 - No TLB → no pages for a fraction of the address space
- **TLB** is an itchy issue for virtualization
 - Complex hardware support required to minimize performance overheads
 - Nested and deep multilevel page tables makes is TLB performance critical

Mega pages (2MB pages)



Giga Pages (1GB Pages)





This lecture slide set is used in AOS course at University of Cantabria. Was initially developed for Operating System course in Computer Science Dept. at Hanyang University. This lecture slide set is for OSTEP book written by Remzi and Andrea Arpaci-Dusseau (at University of Wisconsin)